Apparatuses and methods for staggered timing of targeted refresh operations

ABSTRACT

Embodiments of the disclosure are drawn to apparatuses and methods for staggering the timing of targeted refresh operations. A memory device may include a number of memory banks, at least some of which may be simultaneously entered into a refresh mode. A given memory bank may perform an auto-refresh operation or a targeted refresh operation, which may draw less power than the auto-refresh operation. The timing of the targeted refresh operations may be staggered between the refreshing memory banks, such that a portion of the refreshing memory banks are performing a targeted refresh operation simultaneously with a portion of the refreshing memory banks performing an auto-refresh operation.

BACKGROUND

Information may be stored on individual memory cells of the memory as a physical signal (e.g., a charge on a capacitive element). The memory may be a volatile memory, and the physical signal may decay over time (which may degrade or destroy the information stored in the memory cells). It may be necessary to periodically refresh the information in the memory cells by, for example, rewriting the information to restore the physical signal to an initial value.

As memory components have decreased in size, the density of memory cells has greatly increased. An auto-refresh operation may be carried out where a sequence of memory cells are periodically refreshed. Repeated access to a particular memory cell or group of memory cells (often referred to as a ‘row hammer’) may cause an increased rate of data degradation in nearby memory cells. It may be desirable to identify and refresh memory cells affected by the row hammer in a targeted refresh operation in addition to the auto-refresh operation. The targeted refresh operations may occur with timing interspersed between the auto-refresh operations.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a block diagram of a semiconductor device according to an embodiment of the present disclosure.

FIG. 2 is a block diagram of a memory array according to an embodiment of the present disclosure.

FIG. 3 is a timing diagram of refresh operations in a memory device according to an embodiment of the present disclosure.

FIG. 4 is a block diagram of a refresh control circuit according to an embodiment of the present disclosure.

FIG. 5 is a block diagram of a row decoder according to an embodiment of the present disclosure.

DETAILED DESCRIPTION

The following description of certain embodiments is merely exemplary in nature and is in no way intended to limit the scope of the disclosure or its applications or uses. In the following detailed description of embodiments of the present systems and methods, reference is made to the accompanying drawings which form a part hereof, and which are shown by way of illustration specific embodiments in which the described systems and methods may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice presently disclosed systems and methods, and it is to be understood that other embodiments may be utilized and that structural and logical changes may be made without departing from the spirit and scope of the disclosure. Moreover, for the purpose of clarity, detailed descriptions of certain features will not be discussed when they would be apparent to those with skill in the art so as not to obscure the description of embodiments of the disclosure. The following detailed description is therefore not to be taken in a limiting sense, and the scope of the disclosure is defined only by the appended claims.

A memory device may include a plurality of memory cells. The memory cells may store information (e.g., as one or more bits), and may be organized at the intersection of word lines (rows) and bit lines (columns). A number of word lines and bit lines may be organized into a memory bank. A memory device may include a number of different memory banks. The memory device may receive one or more command signals which may indicate operations in one or more of the banks of one or more memory packages. The memory device may enter a refresh mode, in which wordlines in one or more of the memory banks are refreshed.

Information in the memory cells may decay over time. The memory cells may be refreshed on a row-by-row basis to preserve information in the memory cells. During a refresh operation, the information in one or more rows may be rewritten back to the respective rows to restore an initial value of the information. A refresh signal may control a timing of the refresh operations. Responsive to the refresh signal, the memory banks may be capable of performing more than one type of refresh operation. A first type of refresh operation may simultaneously refresh less rows than the second type of refresh operation. Accordingly, the first type of refresh operation may draw more power than the second type. It may be important to control the amount of power used during refresh operations and reduce the peak amount of power which is drawn.

The present disclosure is drawn to apparatuses, systems, and methods for staggering timing of refresh operations. The memory banks of a device may perform one or more refresh operations synchronized by the activations of the refresh signal. Each memory bank may receive a refresh address which indicates one or more wordlines of the bank, and may then refresh those wordlines. Some of the memory banks may receive refresh addresses which indicate the second type of refresh operation at different times from each other. In this manner, some of the banks may perform the first type of refresh operations simultaneous to one or more of the banks performing the second type of refresh operation. This may reduce a peak power drawn during the refresh operations on the memory device.

FIG. 1 is a block diagram of a semiconductor device according to at least one embodiment of the disclosure. The semiconductor device 100 may be a semiconductor memory device, such as a DRAM device integrated on a single semiconductor chip.

The semiconductor device 100 includes a memory array 112. In some embodiments, the memory array 112 may include of a plurality of memory banks. Each memory bank includes a plurality of word lines WL, a plurality of bit lines BL and /BL, and a plurality of memory cells MC arranged at intersections of the plurality of word lines WL and the plurality of bit lines BL and /BL. The selection of the word line WL is performed by a row control 108 and the selection of the bit lines BL and /BL is performed by a column control 110. In some embodiments, there may be a row control 108 and column control 110 for each of the memory banks.

The bit lines BL and /BL are coupled to a respective sense amplifier (SAMP) 117. Read data from the bit line BL or /BL is amplified by the sense amplifier SAMP 117, and transferred to read/write amplifiers 120 over complementary local data lines (LIOT/B), transfer gate (TG) 118, and complementary main data lines (MIO). Conversely, write data outputted from the read/write amplifiers 120 is transferred to the sense amplifier 117 over the complementary main data lines MIO, the transfer gate 118, and the complementary local data lines LIOT/B, and written in the memory cell MC coupled to the bit line BL or /BL.

The semiconductor device 100 may employ a plurality of external terminals that include command and address (C/A) terminals coupled to a command and address bus to receive commands and addresses, clock terminals to receive clocks CK and /CK, data terminals DQ to provide data, and power supply terminals to receive power supply potentials VDD, VSS, VDDQ, and VSSQ.

The clock terminals are supplied with external clocks CK and /CK that are provided to a clock input circuit 122. The external clocks may be complementary. The clock input circuit 122 generates an internal clock ICLK based on the CK and /CK clocks. The ICLK clock is provided to the command control 106 and to an internal clock generator 124. The internal clock generator 124 provides various internal clocks LCLK based on the ICLK clock. The LCLK clocks may be used for timing operation of various internal circuits. The internal data clocks LCLK are provided to the input/output circuit 126 to time operation of circuits included in the input/output circuit 126, for example, to data receivers to time the receipt of write data.

The C/A terminals may be supplied with memory addresses. The memory addresses supplied to the C/A terminals are transferred, via a command/address input circuit 102, to an address decoder 104. The address decoder 104 receives the address and supplies a decoded row address XADD to the row control 108 and supplies a decoded column address YADD to the column control 110. The address decoder 104 may also supply a decoded bank address BADD, which may indicate the bank of the memory array 118 containing the decoded row address XADD and column address YADD. The C/A terminals may be supplied with commands. Examples of commands include timing commands for controlling the timing of various operations, access commands for accessing the memory, such as read commands for performing read operations and write commands for performing write operations, as well as other commands and operations. The access commands may be associated with one or more row address XADD, column address YADD, and bank address BADD to indicate the memory cell(s) to be accessed.

The commands may be provided as internal command signals to a command control 106 via the command/address input circuit 102. The command control 106 includes circuits to decode the internal command signals to generate various internal signals and commands for performing operations. For example, the command control 106 may provide a row command signal to select a word line and a column command signal to select a bit line.

The device 100 may receive an access command which is a row activation command ACT. When the row activation command ACT is received, a bank address BADD and a row address XADD are timely supplied with the row activation command ACT.

The device 100 may receive an access command which is a read command. When a read command is received, a bank address and a column address are timely supplied with the read command, read data is read from memory cells in the memory array 112 corresponding to the row address and column address. The read command is received by the command control 106, which provides internal commands so that read data from the memory array 112 is provided to the read/write amplifiers 120. The read data is output to outside from the data terminals DQ via the input/output circuit 126.

The device 100 may receive an access command which is a write command. When the write command is received, a bank address and a column address are timely supplied with the write command, write data supplied to the data terminals DQ is written to a memory cells in the memory array 112 corresponding to the row address and column address. The write command is received by the command control 106, which provides internal commands so that the write data is received by data receivers in the input/output circuit 126. Write clocks may also be provided to the external clock terminals for timing the receipt of the write data by the data receivers of the input/output circuit 126. The write data is supplied via the input/output circuit 126 to the read/write amplifiers 120, and by the read/write amplifiers 120 to the memory array 112 to be written into the memory cell MC.

The device 100 may also receive commands causing it to carry out refresh operations. A refresh signal AREF may be a pulse signal which is activated when the command control 106 receives a signal which indicates a refresh mode. In some embodiments, the refresh command may be externally issued to the memory device 100. In some embodiments, the refresh command may be periodically generated by a component of the device. In some embodiments, when an external signal indicates a refresh entry command, the refresh signal AREF may also be activated. The refresh signal AREF may be activated once immediately after command input, and thereafter may be cyclically activated at desired internal timing. Thus, refresh operations may continue automatically. A self-refresh exit command may cause the automatic activation of the refresh signal AREF to stop and return to an IDLE state.

The refresh signal AREF is supplied to the refresh control circuit 116. There may be a refresh control circuit 116 associated with each bank. The refresh control circuits 116 may receive the refresh signal AREF in common, and may generate and provide one or more refresh row address(es) RXADD in order to perform one or more refresh operations in the associated memory bank. In some embodiments, a subset of the memory banks may be given refresh commands. For example, one or more additional signals may indicate which of the refresh control circuits 116 should provide refresh address(es) responsive to AREF. In another example, AREF may only be provided to refresh control circuits 116 which are associated with the subset of memory banks which are refreshing.

Focusing on the operation of a given refresh control circuit, the refresh control circuit 116 supplies a refresh row address RXADD to the row control 108, which may refresh one or more wordlines WL indicated by the refresh row address RXADD. The refresh control circuit 116 may control a timing of the refresh operation based on the refresh signal AREF. In some embodiments, responsive to an activation of AREF, the refresh control circuit 116 may generate one or more activations of a pump signal, and may generate and provide a refresh address RXADD for each activation of the pump signal (e.g., each pump).

Since the various refresh control circuits are coupled in common to AREF, multiple memory banks of the device 100 may simultaneously perform refresh operations. Each refresh control circuit 116 may be controlled to change details of the refreshing address RXADD (e.g., how the refresh address is calculated, the timing of the refresh addresses), or may operate based on internal logic. The refresh control circuit 116 may direct the associated memory bank to perform different types of refresh operation based on the provided refresh address RXADD.

One type of refresh operation may be an auto-refresh operation. Responsive to an auto-refresh operation the memory bank may refresh a group of rows of the memory, and then may refresh a next group of rows of the memory bank responsive to a next auto-refresh operation. The refresh control circuit 116 may provide a refresh address RXADD which indicates a group of wordlines in the memory bank. The refresh control circuit 116 may generate a sequence of refresh addresses RXADD such that over time the auto-refresh operation may cycle through all the wordlines WL of the memory bank. The timing of refresh operations may be such that each wordline is refreshed with a frequency based on a normal rate of data degradation in the memory cells.

Another type of refresh operation may be a targeted refresh operation. Repeated access to a particular row of memory (e.g., an aggressor row) may cause an increased rate of decay in neighboring rows (e.g., victim rows) due, for example, to electromagnetic coupling between the rows. In some embodiments, the victim rows may include rows which are physically adjacent to the aggressor row. In some embodiments, the victim rows may include rows further away from the aggressor row. Information in the victim rows may decay at a rate such that data may be lost if they aren't refreshed before the next auto-refresh operation of that row. In order to prevent information from being lost, it may be necessary to identify aggressor rows and then carry out a targeted refresh operation where a refresh address RXADD associated with one or more associated victim rows is refreshed.

An auto-refresh operation may draw more power than a targeted refresh operation, since more rows in a given bank may be simultaneously refreshed during an auto-refresh operation than are refreshed during a targeted refresh operation. The different refresh control circuits 116 may provide refresh addresses RXADD such that the different memory banks stagger the targeted refresh and auto-refresh operations in time. For example, a portion of the memory banks performing refresh operations may be performing targeted refresh operations, while simultaneously the remainder of the memory banks performing refresh operations may be performing auto-refresh operations. In some embodiments, the staggering of targeted refresh and auto-refresh operations may be accomplished by having certain memory banks perform a targeted refresh operation responsive to a given occurrence of AREF, while the other memory banks perform an auto-refresh operation.

In some embodiments, the refresh control circuits 116 may perform multiple refresh operations responsive to each occurrence of AREF. Each refresh control circuit 116 may generate a number of ‘pumps’ (e.g., activations of a pump signal) responsive to receiving an activation of AREF. Each pump, in turn, may cause the refresh control circuit 116 to provide a refresh address RXADD, and trigger a refresh operation as indicated by the refresh address RXADD. A given refresh control circuit 116 may provide auto-refresh addresses responsive to some of the pumps and targeted refresh addresses responsive to some of the pumps generated from a given activation of AREF. In some embodiments, the targeted refresh operations may be staggered between the banks by control ling which pumps are associated with auto-refresh operations and which pumps are associated with targeted refresh operations between the different banks.

Staggering the targeted and auto-refresh operations between the memory banks may help control a power drawn by the memory banks during refresh operations. The amount of power drawn by a refresh operation may be dependent on the number of wordlines which are simultaneously refreshed. If all the memory banks simultaneously performing an auto-refresh operation represents a maximum number of wordlines which can be simultaneously refreshed and all of the memory banks simultaneously performing a targeted refresh operation represents a minimum number of wordlines, then staggering the targeted refresh operations between the banks may, in some embodiments, keep the total number of wordlines which are simultaneously refreshed between the maximum and the minimum. This may both decrease the peak power drawn by a refresh operation (e.g., since less than the maximum number of wordlines are refreshed) and also increase the minimum power drawn during a refresh operation (since more than the minimum number of wordlines are refreshed).

The power supply terminals are supplied with power supply potentials VDD and VSS. The power supply potentials VDD and VSS are supplied to an internal voltage generator circuit 128. The internal voltage generator circuit 128 generates various internal potentials VPP, VOD, VARY, VPERI, and the like based on the power supply potentials VDD and VSS supplied to the power supply terminals. The internal potential VPP is mainly used in the row control 108, the internal potentials VOD and VARY are mainly used in the sense amplifiers SAW included in the memory array 112, and the internal potential VPERI is used in many peripheral circuit blocks.

The power supply terminals are also supplied with power supply potentials VDDQ and VSSQ. The power supply potentials VDDQ and VSSQ are supplied to the input/output circuit 126. The power supply potentials VDDQ and VSSQ supplied to the power supply terminals may be the same potentials as the power supply potentials VDD and VSS supplied to the power supply terminals in an embodiment of the disclosure. The power supply potentials VDDQ and VSSQ supplied to the power supply terminals may be different potentials from the power supply potentials VDD and VSS supplied to the power supply terminals in another embodiment of the disclosure. The power supply potentials VDDQ and VSSQ supplied to the power supply terminals are used for the input/output circuit 126 so that power supply noise generated by the input/output circuit 126 does not propagate to the other circuit blocks.

FIG. 2 is a block diagram of a memory array according to an embodiment of the present disclosure. The memory array 200 may implement the memory array 112 of FIG. 1, in some embodiments. The memory array 200 includes a number of memory banks 232, which are arranged into memory bank groups 230. The memory groups may be physically separated from each other by a peripheral region of the memory device 234. While the example memory device 200 of FIG. 2 includes four groups 230 of four memory banks 232 each (and thus sixteen total memory banks 232) it should be understood that other embodiments may have more or fewer memory banks 232, which may be organized into more or fewer memory groups 230. These banks 232 and/or bank groups 230 may or may not be physically located next to each other.

Each memory bank 232 includes a number of wordlines and bitlines, with a number of memory cells arranged at the intersections. In some embodiments, there may be further organization of the rows (wordlines) and columns (bitlines) within the banks 232. For example, each bank 232 may include a number of memory mats each containing a number of rows and columns. The mats may be organized into mat sets. In some embodiments, during an auto-refresh operation, an address may be provided which causes a wordline in a particular mat of each of the sets in each of the banks 232 to refresh.

In some embodiments, refresh commands may be issued in common to all of the banks 232 and all of the banks 232 may simultaneously perform refresh operations. In some embodiments, a refresh command may be issued which specifies a subset of the banks 232. For example, a particular group (or groups) 230 of banks 232 may begin refreshing. In another example, a portion of the banks 232 in each group 230 (or a subset of the groups) may begin refreshing (e.g., the first bank 232 in each group 230). Once refresh commands have been issued to one or more of the banks 232, each of the indicated banks 232 may simultaneously perform one or more refresh operations. The timing of targeted and auto-refresh operations may be staggered in the indicated banks, such that a portion of the indicated banks perform a targeted refresh operation simultaneous with a portion of the indicated banks performing an auto-refresh operation.

The banks which are refreshing may have logic and/or programming which allows some banks 232 to perform auto-refresh operations while others perform targeted refresh operations. In some embodiments, the logic/programming may be inherent to the design of the memory device rather than being based on settings programmed after the device is assembled.

Each of the banks 232 may be associated with a refresh control circuit (e.g., 116 of FIG. 1), which may issue refresh addresses to that bank 232. Each refresh control circuit may receive activations of AREF and may use an internal logic to determine if the provided refresh address should indicate an auto-refresh operation or a targeted refresh operation. For example, each refresh control circuit may count a number of auto-refresh operations, and perform a targeted refresh operation after a certain number of auto-refresh operations have been performed. The counters in the different refresh control circuits may be initialized to different values, which may stagger the targeted refresh operations across the different banks.

FIG. 3 is a timing diagram of refresh operations in a memory device according to an embodiment of the present disclosure. The timing diagram 300 shows refresh operations over time (along the x-axis) for a variety of different memory banks. The memory banks may be the memory banks described as part of memory array 112 of FIG. 1 or memory banks 232 of FIG. 2. The timing diagram 300 shows an example of how targeted refresh operations may be staggered between four different banks (BANK0-BANK3). Other patterns of staggering targeted refresh operations between more or fewer banks may be used in other examples.

The timing diagram 300 shows an example embodiment where five refresh operations are performed responsive to each activation of the refresh signal AREF. In particular, responsive to each activation of AREF, there may be five pumps (e.g., activations of a pump signal in each refresh control circuit), and each of the pumps may be associated with either an auto-refresh operation or a targeted refresh operation. The pumps are represented in timing diagram 300 by the vertical lines. The pumps are in groups of 5 to represent the five pumps per AREF activation. Thus, there is an activation of AREF for each group of pumps. The solid lines represent an auto-refresh operation, while the dashed lines represent a targeted refresh operation. As discussed herein, more wordlines may be simultaneously refreshed in a bank during an auto-refresh operation than during a targeted refresh operation and thus an auto-refresh operation may draw more power than a targeted refresh operation.

A given bank may perform a refresh operation responsive to each of the pumps. Since the banks produce the pumps responsive to a refresh signal (e.g., AREF) that they receive in common, the pumps may generally be synchronized. Thus, each of the banks may simultaneously perform a first pump, then simultaneously perform a second pump, etc. Each of the banks may generally perform auto-refresh operations responsive to the pumps and then may perform a number of targeted refresh operations responsive to a number of pumps, and then repeat the cycle. The targeted refresh operations may be staggered between the banks such that a first bank may begin performing targeted refresh operations at a first time, while a second bank may begin performing targeted refresh operations at a second time different from the first time. In some embodiments, each of the banks may operate on the same cycle of auto and targeted refresh operations (e.g., n auto-refresh operations then m targeted refresh operations) and the only difference may be the phase of the cycle between the different banks.

In the example embodiment of FIG. 3, during a group of pumps (e.g., the five pumps responsive to each AREF activation) for each bank there may be three auto-refresh operations and two targeted refresh operations. For example, the first bank (BANK0) performs 3 auto-refresh operations responsive to the first three pumps, and then two targeted refresh operations on pumps three and four. BANK1 performs targeted refresh operations on pumps three and four. BANK2 performs targeted refresh operations on pumps two and three. BANK3 performs targeted refresh operations on pumps one and two. Note that in the example embodiment of FIG. 3, there is overlap such that a second bank (e.g., BANK2) performs its first targeted refresh operation, while a first bank (e.g., BANK3) simultaneously performs its second targeted refresh operation.

As may be seen from the totals shown below the timing diagram 300, during a first and fifth pump in each group, there may be three auto-refresh pumps and one targeted refresh pump (e.g., first pump: respective auto-refresh pumps for BANK0-2, and one targeted refresh pump for BANK3; fifth pump: respective auto-refresh pumps for BANK1-3, and one targeted refresh pump for BANK0). During the second, third, and fourth pumps in each group, two targeted refresh operations and two auto-refresh operations may be performed. Accordingly, at each simultaneous pump across the different banks, a portion of the banks may perform a targeted refresh operation while the remaining portion performs the auto-refresh operation. For example, there is no point where all four banks simultaneously perform either type of refresh operation.

The banks BANK0-BANK3 of FIG. 3 are shown as having a refresh cycle which is the same length as the number of pumps produced in response to each AREF. In some embodiments, the refresh cycle may be longer or shorter than the number of pumps produced responsive to each AREF. Similarly, the example embodiment of FIG. 3 shows that each group of pumps includes a mix of targeted and auto-refresh operations. In some embodiments, a bank may perform only one type of refresh operations responsive to a given AREF.

In such an embodiment, the different types of refresh operation may be staggered between different activations of AREF rather than between different pumps. For example, responsive to a first activation of AREF, BANK0 may perform a number of pumps, one or more of which is used to perform a targeted refresh operation, while BANKS1-3 may perform a number of pumps each of which is used to perform auto-refresh operations. On a second activation of AREF, BANK1 may perform one or more targeted refresh operations, while BANK0 and BANK2-3 perform auto-refresh operations. On a third activation of AREF, BANK2 may perform one or more targeted refresh operations, while BANK0-1 and BANK3 may perform auto-refresh operations. On a fourth activation of AREF, BANK3 may perform one or more targeted refresh operations, while BANKS0-2 perform auto-refresh operations.

FIG. 4 is a block diagram of a refresh control circuit according to an embodiment of the present disclosure. The refresh control circuit 416 may implement the refresh control circuit 116 of FIG. 1 in some embodiments. Certain internal components and signals of the refresh address control circuit 416 are shown to illustrate the operation of the refresh address control circuit 416. The dotted line 432 is shown to represent that in certain embodiments, each of the components (e.g., the refresh address control circuit 416 and row decoder 408) may correspond to a particular bank of memory, and that these components may be repeated for each of the banks of memory. Thus, there may be multiple refresh address control circuits 416 and row decoders 408. For the sake of brevity, only components for a single bank will be described.

An interface 431 may provide one or more signals to an address refresh control circuit 416 and row decoder 408. The refresh address control circuit 416 may include a sample timing generator 438, an address sampler 437, a row hammer refresh (RHR) state controller 436 and a refresh address generator 439. The interface 431 may provide one or more control signals, such as an auto-refresh signal AREF, and a row address XADD. The RHR state control 436 may determine if an auto-refresh or a targeted refresh operation should be performed. The RHR state control circuit 436 may indicate different refresh operations in different banks in order to stagger the targeted and auto-refresh operations between the banks. An RHR bank stagger circuit 435 may control the REIR state control circuit 436 to stagger the targeted and auto-refresh operations.

The refresh address control circuit 416 shows components associated with a particular implementation of detecting aggressor addresses by sampling incoming values of the row address XADD at random or semi-random timing. Other methods of detecting aggressor addresses may be used in other embodiments, and other components may be provided in the refresh address control circuit 416.

The address sampler 437 may sample (e.g., latch) the current row address XADD responsive to an activation of ArmSample. The address sampler 437 may also provide one or more of the latched addresses to the refresh address generator 439 as the matched address HitXADD. The RHR state controller 436 may provide the signal RHR to indicate that a row hammer refresh operation (e.g., a refresh of the victim rows corresponding to an identified aggressor row) should occur. The RFER state controller 436 may also provide an internal refresh signal IREF, to indicate that an auto-refresh operation should occur. The RHR state controller 436 may be used to control the timings of targeted refresh operations and auto-refresh operations. The activations of IREF and RHR may represent activations of the pump signal.

There may be an RHR state controller 436 for each of the different banks. Each RHR state controller 436 may include internal logic which determines the timing with which it provides signals (e.g., RHR) to indicate if a targeted refresh or auto-refresh operation should be performed in the associated bank. In some embodiments, each RHR state controller 436 may include a counter, and may provide the signal RHR based on a number of occurrences of the refresh signal AREF (and/or the number of occurrences of IREF). The counter in each RHR state controller 436 in each of the different banks may initialize to a different value to stagger the refresh operations. Accordingly, each RHR state controller 436 may produce the same pattern of targeted and auto-refresh operations, however those patterns may be out of phase with each other such that they are staggered in time.

In some embodiments and RHR bank stagger circuit 435 may provide a signal to the RHR state control circuits 436 to control the staggering. For example, the RHR bank stagger circuit 435 may provide signals to each of the RHR state control circuit 436 associated with the different banks which may indicate when a targeted refresh operation should be performed. In some embodiments, there may be a single RHR bank stagger circuit 435 which is coupled to all of the refresh address control circuits 416 for the different banks. The RHR bank stagger circuit 435 may contain internal logic (e.g., counters initialized to different values) which allow it to direct the staggering between the different banks.

Responsive to an activation of RHR, the refresh address generator 439 may provide a refresh address RXADD, which may be an auto-refresh address or may be one or more victim addresses corresponding to victim rows of the aggressor row corresponding to the match address HitXADD. The row decoder 408 may perform a refresh operation responsive to the refresh address RXADD and the row hammer refresh signal RHR. The row decoder 408 may perform an auto-refresh operation based on the refresh address RXADD and the internal refresh signal IREF.

In some embodiments, the refresh address control circuit 416 may determine if one or more targeted refresh operations is currently needed, and may provide targeted refresh addresses when a targeted refresh operation is called for. The refresh address control circuits 416 associated with the different banks may each determine a number of targeted refresh operations to perform based on the characteristics of the accesses to the row addresses XADD (e.g., the number, frequency, and/or pattern of accesses). For example, a first refresh address control circuit 416 associated with a first bank containing multiple rows which are hammered may determine that there need to be more targeted refresh operations than a second refresh address control circuit 416 associated with a second bank containing less rows which are hammered. In some embodiments, the refresh operations may occur in cycles (e.g., a certain number of pumps and/or a certain number of AREF occurrences), and the refresh address control circuit 416 may determine a number of targeted refresh operations to perform in each cycle. The remainder of the refresh operations in the cycle may be used for auto-refresh operations or other scheduled operations. Although different banks may determine different numbers of targeted refresh operations to perform, the targeted refresh operations may still be staggered between the different banks.

The interface 431 may represent one or more components which provides signals to components of the bank. For example, the interface 431 may represent components such as the command address input circuit 102, the address decoder 104, and/or the command control 106 of FIG. 1. The interface 431 may provide a row address XADD, the auto-refresh signal AREF, an activation signal ACT, and a precharge signal Pre. The auto-refresh signal AREF may be a periodic signal which may indicate when an auto-refresh operation is to occur. The activation signal ACT may be provided to activate a given bank of the memory. The precharge signal Pre may be provided to precharge the given bank of the memory. The row address XADD may be a signal including multiple bits (which may be transmitted in series or in parallel) and may correspond to a specific row of an activated memory bank.

The sample timing generator 438 provides the sampling signal ArmSample. ArmSample may alternate between a low logic level and a high logic level. An activation of Arm Sample may be a ‘pulse’, where ArmSample is raised to a high logic level and then returns to a low logic level. The interval between the pulses of ArmSample may be random, pseudo-random, and/or based on one or more signals of the device (e.g., AREF).

The address sampler 437 may receive the row address XADD from the interface 431 and ArmSample from the sample timing generator 438. The row address XADD may change as the interface 431 directs access operations (e.g., read and write operations) to different rows of the memory cell array memory cell array 112 of FIG. 1). Each time the address sampler 437 receives an activation (e.g., a pulse) of ArmSample, the address sampler 437 may sample the current value of XADD. In some embodiments, the address sampler 532 may provide the currently sampled value of XADD as the match address HitXADD. The refresh address generator 439 may provide one or more victim addresses associated with the match address HitXADD as the refresh address RXADD.

In some embodiments, responsive to an activation of ArmSample, the address sampler 437 may determine if one or more rows is an aggressor row based on the sampled row address XADD, and may provide identified aggressor rows as the match address HitXADD. As part of this determination, the address sampler 437 may record (e.g., by latching and/or storing in a register) the current value of XADD responsive to the activation of ArmSample. The current value of XADD may be compared to previously recorded addresses in the address sampler 437 (e.g., the addresses stored in the latch/register), to determine access patterns over time of the sampled addresses. If the address sampler 437 determines that the current row address XADD is being repeatedly accessed (e.g., is an aggressor row), the activation of ArmSample may also cause the address sampler 437 to provide the address of the aggressor row as a match address HitXADD. In some embodiments, the match address (e.g., aggressor address) HitXADD may be stored in a latch circuit for later retrieval by the refresh address generator 439. For example, the value of one or more match addresses HitXADD may be stored until the signal RHR indicates a targeted refresh operation.

The RHR state controller 436 may receive the auto-refresh signal AREF and provide the row hammer refresh signal RHR and the internal refresh signal IREF. The signal RHR may indicate that a targeted refresh operation should take place (e.g., that one or more victim rows associated with the identified aggressor HitXADD should be refreshed). The signal IREF may indicate that an auto-refresh operation should occur. The RHIR state controller 436 may use internal logic to provide the RHR signal. In some embodiments, the RHR state controller 436 may include a counter and may provide the RHR signal based on certain number of activations of AREF (e.g., every 4^(th) activation of AREF). The counter may be initialized to a particular value when the memory is powered on). The particular value may vary from refresh control circuit to refresh control circuit between banks.

The RHR state controller 436 may also provide an internal refresh signal IREF, which may control the timing of refresh operations. In some embodiments, there may be multiple activations of IREF for each activation of the refresh signal AREF. In some embodiments, the internal refresh signal IREF may be used as a refresh pump signal to control the activations of refresh pumps. In some embodiments, each activation of AREF may be associated with a number of activations of IREF, which may be associated with a number of refresh operations, which may be a mix of targeted refresh operations and auto-refresh operations. For example, each activation of IREF may be associated with a refresh operation on the refresh address RXADD, while the state of RHR may determine if the refresh address RXADD is associated with an auto-refresh operation or a targeted refresh operation. In some embodiments, the signal IREF may be used to indicate that an auto-refresh operation should occur, while the signal RHR is used to indicate that a targeted refresh operation should occur. For example, the signals RHR and IREF may be generated such that they are not active at the same time (e.g., are not both at a high logic level at the same time) and each activation of IREF may be associated with an auto-refresh operation, while each activation of RHR may be associated with a targeted refresh operation.

In some embodiments, the RHR state controller 436 may count activations of IREF and use the count of IREF (e.g., the pumps) to determine when the signal RHR should be provided. Similar to previously described, the counter may initialize to a different value for different refresh control circuits. In some embodiments, the RHR state controller 436 may receive one or more signals from an RHR bank stagger circuit 435, which may direct the different RHR state controllers 436 to provide the signal RHR. In either of these manner targeted and auto-refresh operations may be staggered between banks.

The refresh address generator 439 may receive the row hammer refresh signal RHR and the match address HitXADD. The match address HitXADD may represent an aggressor row. The refresh address generator 439 may determine the locations of one or more victim rows based on the match address HitXADD and provide them as the refresh address RXADD. In some embodiments, the victim rows may include rows which are physically adjacent to the aggressor row (e.g., HitXADD+1 and HitXADD−1). In some embodiments, the victim rows may also include rows which are physically adjacent to the physically adjacent rows of the aggressor row (e.g., HitXADD+2 and HitXADD−2). Other relationships between victim rows and the identified aggressor rows may be used in other examples.

The refresh address generator 439 may determine the value of the refresh address RXADD based on the row hammer refresh signal RHR. In some embodiments, when the signal RHR is not active, the refresh address generator 439 may provide one of a sequence of auto refresh addresses as the refresh address RXADD. When the signal RHR is active, the refresh address generator 439 may provide a targeted refresh address, such as a victim address, as the refresh address RXADD.

The row decoder 408 may perform one or more operations on the memory array (not shown) based on the received signals and addresses. For example, responsive to the activation signal ACT and the row address XADD (and IREF and RHR being at a low logic level), the row decoder 408 may direct one or more access operations (for example, a read operation) on the specified row address XADD. Responsive to the RHR signal being active, the row decoder 408 may refresh the refresh address RXADD.

FIG. 5 is a block diagram of a row decoder according to an embodiment of the present disclosure. The row decoder 500 may implement the row control 108 of FIG. 1 and/or the row decoder 408 of FIG. 4 in some embodiments of the disclosure. The row decoder 500 may determine whether to activate a word line of the memory bank (e.g., a bank of memory array 112 of FIG. 1) corresponding to the row address XADD or the refresh address RXADD.

As shown in FIG. 5, the row decoder 500 is provided with a row activation timing generator 542, which receives the internal refresh signal IREF and the row hammer refresh signal RHR, the active signal ACT, and the pre-charge signal Pre and provides a state signal RefPD, a word-line actuation signal wdEn, a sense-amplifier actuation signal saEn, and a bit-line equalize signal BLEQ. In some embodiments, the signals IREF and RHR may be the auto-refresh signal AREF. The state signal RefPD is supplied to a multiplexer 540, which selects one of the row address XADD and the refresh address RXADD. An address XADDi selected by the multiplexer 540 is supplied to a row redundancy control circuit 544. If the word line indicated by the address XADDi is replaced by a redundant word line, a hit signal RedMatch is activated, and a row address XADDd1, which is a replacement destination, is generated. The addresses XADDi and XADDd1 are supplied to a multiplexer 546; wherein, if the hit signal RedMatch is not activated, the address XADDi is selected; and, if the hit signal RedMatch is activated, the address XADDd1 is selected. The selected address XADD2 is supplied to an X address decoder 548. The address decoder 548 controls the operation of the word line indicated by the address XADD2, the sense amplifier corresponding thereto, an equalize circuit, etc. based on the word-line actuation signal wdEn, the sense-amplifier actuation signal saEn, and the bit-line equalize signal BLEQ.

Of course, it is to be appreciated that any one of the examples, embodiments or processes described herein may be combined with one or more other examples, embodiments and/or processes or be separated and/or performed amongst separate devices or device portions in accordance with the present systems, devices and methods.

Finally, the above-discussion is intended to be merely illustrative of the present system and should not be construed as limiting the appended claims to any particular embodiment or group of embodiments. Thus, while the present system has been described in particular detail with reference to exemplary embodiments, it should also be appreciated that numerous modifications and alternative embodiments may be devised by those having ordinary skill in the art without departing from the broader and intended spirit and scope of the present system as set forth in the claims that follow. Accordingly, the specification and drawings are to be regarded in an illustrative manner and are not intended to limit the scope of the appended claims. 

1. An apparatus comprising: a first set of memory cells comprising a plurality of wordlines; a first refresh control circuit configured to, responsive to a refresh signal, provide a first refresh address associated with a first number of the plurality of wordlines of the first set of memory cells; a second set of memory cells comprising a plurality of wordlines; and a second refresh control circuit configured to, responsive to the refresh signal, provide a second refresh address associated with a second number of the plurality of wordlines of the second set of memory cells, wherein the first number is different than the second number, and wherein, responsive to the refresh signal, the first and the second refresh control circuits are configured to provide a plurality of activations of respective pump signals, and wherein the first and the second refresh addresses are provided responsive to a particular activation of the respective pump signals.
 2. The apparatus of claim 1, wherein the first set of memory cells comprises a first memory bank and the second set of memory cells comprises a second memory bank.
 3. The apparatus of claim 1, further comprising: a first row control circuit configured to refresh the first number of the plurality of wordlines of the first set of memory cells associated with the first refresh address; and a second row control circuit configured to refresh the second number of the plurality of wordlines of the second set of memory cells associated with the second refresh address.
 4. The apparatus of claim 3, wherein the first refresh address comprises a targeted refresh address and the second refresh address comprises an auto-refresh address.
 5. The apparatus of claim 1, wherein the first refresh control circuit provides the first refresh address simultaneous to the second refresh control circuit providing the second refresh address.
 6. (canceled)
 7. The apparatus of claim 6, wherein responsive to a different activation of the respective pump signals, the first refresh control circuit is configured to provide a third refresh address associated with the second number of the plurality of wordlines of the first group of memory cells, and the second refresh control circuit is configured to provide a fourth refresh address associated with the first number of the plurality of wordlines of the second group of memory cells.
 8. An apparatus comprising: a first memory bank configured to perform a first type of refresh operation and configured to perform a second type of refresh operation at a first time; and a second memory bank configured to perform the first type of refresh operation and configured to perform the second type of refresh operation at a second time different than the first time, wherein the first type of refresh operation comprises refreshing a first number of word lines, and the second type of refresh operation comprises refreshing a second number of word lines different than the first number of word lines.
 9. The apparatus of claim 8, where the first and the second memory bank are configured to perform a number of refresh operations responsive to a refresh signal, and wherein a portion of the refresh operations are the first type of refresh operation and the remaining refresh operations are the second type of refresh operation.
 10. The apparatus of claim 9, wherein the first and the second memory banks are each configured to determine a number of the first type of refresh operation to perform and are each configured to perform the determined number of the first type of refresh operation.
 11. The apparatus of claim 8, wherein the first type of refresh operation comprises an auto-refresh operation and the second type of refresh operation comprises a targeted operation.
 12. The apparatus of claim 8, wherein after performing the second type of refresh operation, the first memory bank begins performing the first type of refresh operation again.
 13. The apparatus of claim 8, wherein the first and the second memory banks are configured to perform the first and the second type of refresh operation with timing based on occurrence of a refresh signal.
 14. An apparatus comprising: a plurality of memory banks each configured to refresh one or more wordlines associated with a refresh address; a plurality of refresh control circuits, each of the plurality of refresh control circuits associated with one of the plurality of memory banks, each of the plurality of refresh control circuits configured to cause the associated bank to perform a first type of refresh operation or a second type of refresh operation, wherein at least one of the plurality of memory banks performs the first type of refresh operation simultaneous to at least one other of the plurality of memory banks performing the second type of refresh operation, wherein the plurality of refresh control circuits receive a refresh signal in common, and provide at least one refresh address responsive to the refresh signal wherein the at least one refresh address is a first type of refresh address associated with the first type of refresh operation or a second type of refresh address associated with the second type of refresh operation, and wherein responsive to the refresh signal, each of the plurality of refresh control circuits generates a number of activations of a pump signal, and provides a refresh address responsive to each activation of the pump signal.
 15. The apparatus of claim 14, wherein the first type of refresh operation is associated with a first number of wordlines, and wherein the second type of refresh operation is associated with a second number of wordlines greater than the first number.
 16. The apparatus of claim 15, wherein the first type of refresh operation comprises a targeted refresh operation and wherein the second type of refresh operation comprises an auto-refresh operation.
 17. (canceled)
 18. (canceled)
 19. An apparatus comprising: a plurality of memory banks each configured to refresh one or more wordlines associated with a refresh address; a plurality of refresh control circuits, each of the plurality of refresh control circuits associated with one of the plurality of memory banks, each of the plurality of refresh control circuits configured to cause the associated bank to perform a first type of refresh operation or a second type of refresh operation, wherein at least one of the plurality of memory banks performs the first type of refresh operation simultaneous to at least one other of the plurality of memory banks performing the second type of refresh operation, wherein the plurality of refresh control circuits receive a refresh signal in common, and provide at least one refresh address responsive to the refresh signal wherein the at least one refresh address is a first type of refresh address associated with the first type of refresh operation, or a second type of refresh address associated with the second type of refresh operation, and wherein responsive to the refresh signal, a portion of the plurality of refresh control circuits provide the first type of refresh address while a remainder of the plurality of refresh control circuits provide the second type of refresh address.
 20. The apparatus of claim 14, wherein the plurality of memory banks are a subset of a number of memory banks in a memory device. 